Relay Scheme Design Using Microproc Relays

Relay Scheme Design Using Microprocessor Relays April 1, 2015

Presenter: e!in Donahoe P"#", $# Digital #nergy, Po%er Deli!ery Pro&ects



A report to the System Protection S'(committee o) the Po%er System Relay *ommittee o) the +### Po%er  #nergy Society



Prepare- (y %or.ing gro'p *1 'ne 2014



his paper is a s'pplement to the 1 relay trip circ'it -esign paper an- a--resses the 'se o) microprocessor relays"



2 Relay Scheme Design Using Microprocessor Relays 4/1/2015

3 Relay Scheme Design Using Microprocessor Relays 4/1/2015

+ntro-'ction



$eneral Scheme Design



argeting an- A--itional Post rip +n-ications



S*ADA 'nctions



Maintaina(ility/esting



Doc'mentation



raining



essons earne-



4 Relay Scheme Design Using Microprocessor Relays 4/1/2015

+ntro-'ction

Typical Trip circuit using Electromechanical relays  Relay Scheme Design Using Microprocessor Relays 4/1/2015

Benefits of Microprocessor Relays Panel %iring, the n'm(er o) panels, e!en the si7e o) the ho'se can (e re-'ce-"



#liminate the nee- )or a'8iliary relays, -io-es



Use ('ilt9in sel)9-iagnositics



6 Relay Scheme Design Using Microprocessor Relays 4/1/2015

 Relay Scheme Design Using Microprocessor Relays 4/1/2015

Trip circuits ypical (rea.er trip circ'it 'sing microprocessor relay



&'( 01/T

IN1

!tat"#n Battery $#lta%e

IN2

86/BF

TRIP/ OUT1

52a

TRIP*/ OUT2 TC-2

C)O!E/ OUT CC

52a IN TC-1 &-(

IN4

BFI*/ OUT4

7 I*/ OUT5

External External External External BFI 7 I BF Relay 7 Relay

Inte%ral t# "r#r#e#r  ae relay  Relay Scheme Design Using Microprocessor Relays 4/1/2015

Circuit Considerations ;o% many )'nctions are nee-e-<



Are there (ac.'p or re-'n-ant protection )'nctions i) a relay )ails<



;o% -oes D* system mal)'nction a))ect protection<



An- %e still ha!e to consi-er=



10 Relay Scheme Design Using Microprocessor Relays 4/1/2015

Relay Contact Ratings *alc'lating /R rating:



oa- +n-'ctance L/R rating oa- Resistance > *a(le Resistance to oa=

Seal9in logic



Minim'm trip -'ration timer



Spee- o) operation



Metallic or hy(ri- soli-9state



11 Relay Scheme Design Using Microprocessor Relays 4/1/2015

$eneral Scheme Design

Applying Multiple Output Contacts

M'ltiple isolate- o'tp't contacts eliminate the nee- )or -io-es to maintain isolation (et%een D* systems



Direct (rea.er tripping eliminates the -elay inc'rre- (y an imme-iate contact m'ltiplying



Spee- o) operation can (e e))ecte- (y contact chosen



?'tp'ts can help %ith testing



13 Relay Scheme Design Using Microprocessor Relays 4/1/2015

Integration Separation and Redundancy *om(ining )'nctions into one relay can re-'ce cost @integration ;o%e!er, there m'st (e a relay in place to co!er )or relay )ail're an- )'nctions m'st (e assigne- to it @separation Bill this secon- relay/)'nctions (e i-entical< Similar< *omplementary< Same man')act'rer< Di))erent< @Re-'n-ancy 

14 Relay Scheme Design Using Microprocessor Relays 4/1/2015

!o"er Supply Considerations More microprocessor relays typically means increase- contin'o's D* system loa-s



?nce a-eC'ate D* s'pply systems may nee- to (e re!isite-



15 Relay Scheme Design Using Microprocessor Relays 4/1/2015

!o"er Supply Considerations

1 Relay Scheme Design Using Microprocessor Relays 4/1/2015

Snea# Circuits Snea. circ'its are 'ninten-e- -esign )la%s that can res'lt in serio's conseC'ences  Bith increase- comple8ity, snea. circ'its are more li.ely  Bith Microprocessors, the snea. circ'its ha!e o)ten mo!e- insi-e  Systematic testing an- inspection is most common %ay to pre!ent  Many snea. con-itions are locate- thro'gh trial an- error o!er time in the )iel

16 Relay Scheme Design Using Microprocessor Relays 4/1/2015

!articular Changes in Circuit $unctionality Direct ripping



D'al Relay ripping D'al rip *oils %ith ?ne Relay 

D'al rip *oils %ith %o Relays D'al rip *oils %ith rea.er Re9trip 

D'al rip *oils, Relay *ross9ripping D'al rea.er Scheme 

1 Relay Scheme Design Using Microprocessor Relays 4/1/2015

Targeting and Additional !ost Trip Indications argets Eirt'al targets SeC'ence o) #!ents Recor-s ?scillography 

1 Relay Scheme Design Using Microprocessor Relays 4/1/2015

SCADA $unctions e!el o) protection an- S*ADA integration %ithin the microprocessor relay +/?, meas'rement, monitoring ancontrol 

20 Relay Scheme Design Using Microprocessor Relays 4/1/2015

%essons %earned ?pport'nities



F Simpli)ie- trip circ'it -esign F Re-'ce nee- )or a'8 -e!ices an- steering -io-es F Eastly impro!e- !isi(ility @*M, alarms, etc

*hallenges



F Access to internal logic F 'r-en to station (attery F #na(le o!er)'nctionali7ation

21 Relay Scheme Design Using Microprocessor Relays 4/1/2015

he (est engineere-esigns are those that are the simplest anmost ro('st ones that 'ltimately achie!e the most relia(ility"

&o" to 'et a Copy of the Original !aper http://pes9psrc"org/



23 Relay Scheme Design Using Microprocessor Relays 4/1/2015

&o" to 'et a Copy of the Original !aper

24 Relay Scheme Design Using Microprocessor Relays 4/1/2015

&o" to 'et a Copy of the Original !aper

25 Relay Scheme Design Using Microprocessor Relays 4/1/2015

&o" to 'et a Copy of the Original !aper

2 Relay Scheme Design Using Microprocessor Relays 4/1/2015

G'estions<