Verilog Interview Questions

Verilog Interview Questions How to model Transport and Inertial Delays in Verilog? Author : Rajesh Bawankule Following simple example can illustrate the concept. module delay(in,transport,inertial); input in; output transport; output inertial; reg wire

transport; inertial;

// behaviour of delays always @(in) begin transport